Abstract

As CMOS technology has developed considerably in the last few decades, many SoCs have been implemented across different application areas due to reduced area and power consumption. Digital signal processing (DSP) algorithms are frequently employed in these systems to achieve more accurate operation or faster computation. However, CMOS technology scaling started to slow down recently and relatively large systems consume too much power to rely only on the scaling effect while system power budget such as battery capacity improves slowly. In addition, there exist increasing needs for miniaturized computing systems including sensor nodes that can accomplish similar operations with significantly smaller power budget.

Voltage scaling is one of the most promising power saving techniques due to quadratic switching power reduction effect, making it necessary feature for even high-end processors. However, in order to achieve maximum possible energy efficiency, systems should operate in near or sub-threshold regimes where leakage takes significant portion of power.

In this talk, a few key energy-aware design approaches will be described. Considering prominent leakage and larger PVT variability in low operating voltages, multi-level energy saving techniques to be described are applied to key building blocks in DSP applications: architecture study, robust yet low-power memory design and algorithm-architecture co-optimization. Finally, described approaches are applied to an ultra low power biomedical SoC, resulting in >100× power savings than state-of-the-art.

Biography

Dongsuk Jeon received a B.S degree in electrical engineering from the Seoul National University, South Korea, in 2009. He is currently pursuing a Ph.D. degree in electrical engineering at the University of Michigan, Ann Arbor. He worked at IMEC in Belgium and Texas Instruments as a research intern, exploring low power DSP for biomedical SoC and error-correcting code memory. His research interests include energy efficient digital signal processing, subthreshold circuit design and error-resilient systems. Mr. Jeon is the recipient of the Samsung Scholarship for graduate study.

▶ 담당교수 : 전기·정보공학부 정 덕 균 / 880-1306 ( 문의: 김은영 / 880-1306 )